rggen 0.10.0
RgGen is a code generation tool for ASIC/IP/FPGA/RTL engineers. It will automatically generate soruce code related to control/status registers (CSR), e.g. SytemVerilog RTL, UVM RAL model, from human readable register map documents.
Gemfile:
=
installieren:
=
Runtime Abhängigkeiten (3):
Development Abhängigkeiten (1):
bundler
>= 0
Besitzer:
Pushed by:
Autoren:
-
Taichi Ishitani
SHA 256-Prüfsumme:
=