rggen 0.10.0
RgGen is a code generation tool for ASIC/IP/FPGA/RTL engineers. It will automatically generate soruce code related to control/status registers (CSR), e.g. SytemVerilog RTL, UVM RAL model, from human readable register map documents.
Gemfile:
=
安装:
=
Runtime 依赖 (3):
Development 依赖 (1):
bundler
>= 0
业主:
推送:
作者:
-
Taichi Ishitani
SHA 256 校验和:
=